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Abstract
A new way of constructing N -way arbiters is proposed.
The main idea is to perform arbitrations between all pairs
of requests, and then make decision on what grant to issue
based on their outcomes. Crucially, all the mutual exclusion
elements in such an arbiter work in parallel.
This ‘flat’ arbitration is prone to new threats such as for-
mation of cycles (leading to deadlocks), but at the same time
opens up new opportunities for designing arbitration struc-
tures with different decision policies due to the availability
of the global order relation between requests. To facilitate
resolution of such cycles and further developments in the
context of flat arbitration, the paper presents new theoret-
ical results, including a proof of correctness of a generic
structure for the N -way arbiter decision logic. In partic-
ular, in some situations a request that lost some pairwise
arbitrations has to be granted to avoid a deadlock.
Keywords: Arbiters, Speed-independent circuits, Asyn-
chronous circuits, Signal Transition Graph (STG).
1. Introduction
Arbiters [11] are basic blocks guarding access to shared
resources and, as such, they play a very important role in
circuit design. Hence their efficient and correct implemen-
tation is essential.
The specification of an N -way arbiter, in the form of a
Signal Transition Graph (STGs are explained in Sect. 2) is
shown in Fig. 1(left). Suppose there are N clients using a
shared resource in a mutually exclusive way. Before access-
ing the resource, the ith client sends a request to the arbiter
(by raising signal ri). Such requests can be sent concur-
rently by different clients. In response, the arbiter issues
a grant (by raising signal gi). At most one of g1, . . . , gN
can be high at any time, no matter how many concurrent re-
quests have been received by the arbiter. Upon receipt of the
grant, a client can safely use the resource, with the guaran-
tee that no interference is possible from other clients. Hav-
ing finished using the resource, the client lowers its request
ri, and in response the arbiter lowers gi. At this point the
arbiter can issue a grant to another client.
inputs: r1, . . . , rN outputs: g1, . . . , gN
Figure 1. A specification of an N -way arbiter:
the traditional and early protocols.
An alternative early protocol (see the notion of output-
delay-insensitisation [7]) is shown in Fig. 1(right); the dif-
ference here is that once the ith client lowers the request
ri, the arbiter is allowed to immediately issue a grant gj
(j 6= i) to another client, in parallel with lowering the grant
gi. Hence, gi and gj can be simultaneously high, but this is
harmless since the ith client has already declared (by lower-
ing ri) that it had finished using the resource, and, accord-
ing to this early protocol, it will not send another request
(i.e. raise ri again) until the arbiter lowers gi. In fact, any
QDI circuit (see Sect. 2) that assumes the traditional pro-
tocol will work correctly with the early protocol as well:
Indeed, the delay in producing gi can be much longer than
that in producing gj (e.g. due to a longer wire — which is al-
lowed by the definition of QDI); thus, the arbiter executing
the traditional protocol may reset gi and quickly set gj , be-
fore the change in gi has been noticed by other parts of the
circuit (note the similarity with the early protocol). Hence,
a glitch is possible unless the circuit permits also the early
protocol.
N -way arbiters are usually constructed using basic 2-
way mutual exclusion (ME) elements. The behaviour of an
ME element is given by Fig. 2. Note that in particular it im-
plements a 2-way arbiter, but it allows for some additional
behaviour of the environment, e.g. the trace
r+1 r
+
2 g
+
1 r
−
2
can be performed by the ME element but not by the 2-way
arbiter in Fig. 1(left) for N = 2. This turns out to be impor-
tant for the purposes of this paper.
It is a well-known fact that one cannot construct even a
2-way arbiter using only digital logic gates [18]. Indeed,
inputs: r1, r2 outputs: g1, g2
Figure 2. A specification of an ME element.
when the two requests arrive almost simultaneously, the
ME element, like Buridan’s ass, has to make an arbitrary
choice between them. It enters a metastable state, in which
it can stay indefinitely. To prevent the ME element from
outputting the near-threshold values during the metastabil-
ity resolution process, an analog filter is employed [17].
Though the time for resolving metastability is exponen-
tially distributed, and so most arbitrations are fast, the fact
that there is no upper bound on this time means that cir-
cuits that require the arbitration decision within bounded
time (e.g. by the start of the next clock cycle) occasionally
fail. One of traditional ways of designing N -way arbiters
is to combine the basic ME elements in a balanced tree-like
fashion. This design is simple and results in a small circuit;
however, its disadvantage is that several (log N ) arbitrations
happen sequentially. This can significantly increase the la-
tency of the arbiter, especially in balanced circuits where the
requests usually arrive almost simultaneously, and so sev-
eral sequential ME elements, one after another, can spend
long time in their metastable states.1
In this paper we propose an alternative way of construct-
ing N -way arbiters. The main idea is to perform concurrent
arbitrations between all pairs of requests, and then make the
decision on what grant to issue based on their outcomes, see
Fig. 3. Crucially, all the ME elements in such an arbiter
work in parallel (hence the name ‘flat arbiter’), and the sub-
sequent decision logic has bounded latency. Of course, this
comes at the price of increasing the number of ME elements
from N − 1 (in tree arbiter) to N(N − 1)/2 (in flat arbiter)
and somewhat complicated decision circuitry.
The idea of flat arbitration is fundamentally different
from the traditional tree-based, ring-based and other decom-
positions. The flat structure produces the nearest approxi-
mation to the actual order of arrival of requests, which can
be represented by an arbitration matrix storing the results
of pairwise arbitrations. This information can be used in its
full entirety, i.e. globally, to compute various kinds of deci-
sions about grants. In particular, out of necessity to avoid
deadlocks, in certain situations flat arbiters have to grant
a request that has not won every arbitration it is involved
in. Also, as requests can arrive at any time and no assump-
tions are made on the response time of ME elements, before
granting a request the decision logic must witness that it has
1Some sophisticated tree arbiter designs address this problem by early
propagation of requests, see [8].
Figure 3. The top-level view of the flat arbiter
and its specialisation for N = 3.
either won or lost each arbitration in which it is involved.
Tree and ring based structures have only partial infor-
mation about some arbitration relations, which of course
has the advantages of reducing the interconnect complex-
ity and leading to simpler circuit structures. On the other
hand, the availability of the global information in flat arbi-
tration can be advantageous in producing different sorts of
decision (e.g. up to m < N requests can be granted). The
overall complexity of the logic and how it can be made less
sensitive to delays in gates also depends on the discipline.
Two particularly distinct disciplines are:
• Generate one grant (winner) from those arrived so far,
which is basically the traditional arbiter protocol.
• Generate a table of competition (i.e. a total order) or a
single winner from the full set of N requests arriving
in parallel — here the protocol is such that as soon as
the result is computed, all requests must withdraw.
2. Basic Notions
This paper is concerned with asynchronous arbiters, as
opposed to synchronous ones, where all the requests ar-
rive at a clock edge and a deterministic decision can be
made (i.e. there is no need to resolve metastability). In
asynchronous arbiters, the inputs arrive asynchronously,
and clock cannot be used as a frame of reference. Note
that asynchronous arbiters can be employed by either syn-
chronous or asynchronous circuits (e.g. in Globally Asyn-
chronous Locally Synchronous (GALS) circuits they are
often used in the interfaces between the synchronous and
asynchronous parts of the circuit). Hence below we briefly
explain asynchronous circuits and Signal Transition Graphs
— a Petri net based formalism which is widely used for
specifying asynchronous circuits. We then introduce some
terminology used in designing flat arbiters.
Asynchronous Circuits (ACs) are circuits without clocks.
ACs have been getting much attention in the last years, as
they often have lower power consumption and electro-mag-
netic emission, no problems with clock skew and related
subtle issues, and are fundamentally more tolerant of volt-
age, temperature and manufacturing process variations. The
International Technology Roadmap for Semiconductors re-
port on Design [6] predicts that 22% of the designs will be
driven by handshake clocking (i.e. asynchronous) in 2013,
and this percentage will rise up to 40% in 2020.
Though the listed advantages look rather attractive in the
view of the current microelectronics design challenges, cor-
rect and efficient ACs are notoriously difficult to design —
there are examples of published ACs which subsequently
turned out to be incorrect [4].
In this paper we focus on an important subclass of ACs,
called speed-independent (SI) circuits; this model follows
the classical approach of Muller [14] and regards each gate
as an atomic evaluator of a Boolean function, with a de-
lay element associated with its output. In the SI framework
this delay is unbounded, i.e. the circuit must work correctly
regardless of its gate delays, and the wires are assumed to
have negligible delays (or, alternatively, wire forks are as-
sumed to be isochronic — in such a case the circuit is often
referred to as quasi-delay-insensitive (QDI) [12]).
Signal Transition Graphs (STGs) are a particular type
of labelled Petri net developed specifically for modelling
asynchronous digital circuits [2, 3, 16]. The idea is to asso-
ciate a set of Boolean variables, referred to as signals, with
a Petri net to represent the state of the actual digital signals
(i.e. wires) within a circuit. The Petri net’s transitions are
then labelled to represent changes in the state of these sig-
nals; a transition label either has the form a+ to indicate
a signal a goes from 0 to 1, or a− to indicate the signal
goes from 1 to 0. (In general, several transitions can have
the same label.) Thus, the underlying Petri net specifies
the causal relationship between signals and is intended to
capture the behaviour of a circuit. For an STG to correctly
represent a circuit one has to ensure that the labels a+ and
a− are correctly alternated between for each signal.
An STG can be represented graphically simply as a la-
belled Petri net. However, a short-hand notation is often
used, in which transitions are simply represented by their
labels, and places with one incoming and one outgoing arc
are contracted (see e.g. Fig. 1). Moreover, we use a sin-
gle grey line without arrowheads to represent read arcs, i.e.
pairs of arcs (p, t) and (t, p) with the same end nodes and
opposite directions. Such arcs are used to test for the pres-
ence of a token in a place without consuming it.
The signals of an STG are partitioned into input, out-
put and internal signals; the output and internal signals are
collectively referred to as local signals. The inputs are con-
trolled by the environment of the STG, and the outputs are
controlled by the circuit itself and are observable by the en-
vironment. Internal signals represent some auxiliary entities
needed to produce outputs; like outputs, they are controlled
by the circuit, but are not observable by the environment.
The behaviour of an STG is based on its underlying Petri
net’s behaviour; in particular, the concepts of enabling and
firing of transitions are the same. Intuitively, an STG rep-
resents a contract between the circuit and its environment,
and is interpreted in the following way. If an input signal
transition is enabled, then the environment is allowed (but
is not obliged) to send this input, and the environment is
not allowed to send inputs which are not enabled. If a local
transition is enabled, then the circuit is obliged eventually to
produce this signal (or it is eventually disabled by another
transition, in which case the output-persistency, discussed
later, is violated), and vice versa, it is not allowed to pro-
duce outputs which are not enabled. That is, an STG spec-
ifies the behaviour of a circuit in the sense that the circuit
must provide all and only the specified outputs, and that it
must allow at least the specified inputs (in fact, it could op-
tionally allow more inputs, which means that it could work
in a more demanding environment).
For an STG to be directly implementable by an SI digital
circuit the following properties should be satisfied [3]:
Boundedness The underlying Petri net of the STG should
be bounded, which is equivalent to requiring that it has a
finite number of reachable markings.
Consistency In each execution, the transitions representing
the rising and falling edges of each signal must be correctly
alternated between, always starting from the same edge.
Complete State Coding (CSC) If the STG has two reach-
able states in which the values of all the signals coincide
but the set of enabled local signals are different, then these
two states are said to be in Complete State Coding (CSC)
conflict. The STG satisfies the CSC property if no two of its
reachable states are in CSC conflict.
An STG not satisfying the CSC property cannot be di-
rectly implemented as an SI circuit. Intuitively, during its
execution the circuit can ‘see’ only the values of its signals,
but not the marking of the STG. Hence, if two semantically
different reachable states with the same values of all the sig-
nals exist, the circuit cannot distinguish between them, and
so cannot know what to do next.
Output-persistency (OP) If some local signal becomes en-
abled, it cannot be disabled by firing some other transition,
i.e. there should be no choices involving local transitions.
The rationale for this is that once a signal becomes enabled,
its voltage starts to change, e.g. to rise from 0 to 1. If the sig-
nal is disabled during this process, the voltage is suddenly
pulled down, resulting in a glitch. This glitch can be inter-
preted in different ways by the logic gates ‘listening’ this
signal, depending on whether or not the voltage has crossed
the threshold between 0 and 1. Hence the behaviour of the
circuit becomes non-deterministic and non-digital.
Visually, if OP is violated then there are two transitions
with different labels in the STG with at least one of them
marked by a local signal, which share some pre-places and
can be enabled simultaneously (unless both transitions are
connected to these shared pre-places by read arcs).
Note that a choice involving only inputs is not a viola-
tion of OP, and simply models a choice in the environment.
Since this choice does not have to be implemented by the
circuit, SI circuits can be synthesised for such STGs (pro-
vided that all the other conditions necessary for SI are met).
A choice involving only local transitions (such choices
are fundamental in arbiters, e.g. consider the choice be-
tween the transitions g+i in Fig. 1) can still be implemented
in a speed-independent way (in spite of the violation of OP)
using ME elements. Note that there is no contradiction here,
as ME elements are not fully digital and contain some ana-
log circuitry to properly handle the metastable behaviour
associated with such a choice. In current practice, however,
ME elements are ‘factored out’ to the environment, so that
the remaining part of the circuit can be specified by an OP
STG that can be synthesised as a fully digital circuit. In
particular, for the flat arbiter circuit in Fig. 3, the ME el-
ements form a part of the environment for the ‘Decision
logic’ sub-circuit. That is, even though the outputs of these
ME elements are internal signals from the point of view of
the whole circuit, they are inputs from the point of view of
the ‘Decision logic’ sub-circuit; therefore, the correspond-
ing choices in the STG modelling this sub-circuit will be
between inputs, and thus not constitute OP violations.
STGs are supported by a range of tools, such as PET-
RIFY [3] and MPSAT [9,10], which are able to analyse their
behaviour as well as synthesise circuits from them.
Arbitration matrices and digraphs Suppose an observer
monitors the outputs of the ME elements in Fig. 3(left) and
records the snapshots in a Boolean N×N arbitration ma-
trix A, where Aij=1 iff ri won the arbitration with rj , and
Aij=0 otherwise (Aii=0 for all i). Note that it is possi-
ble that Aij=Aji=0 for some i 6=j — this would indicate
that the arbitration between ri and rj has not completed
yet or neither request has arrived; however, the situation
Aij=Aji=1 is impossible.
We will denote by Â the symmetric closure of a matrix
A, defined as A+A⊤, where ⊤ is the matrix transposition
operator. Observe that in order to prove some property for
all elements of Â it is sufficient to consider the elements Âij
such that i ≤ j. Observe that Âij = 1 indicates that at least
one of ri and rj has arrived, and the arbitration between ri
and rj has been completed.
Since the inputs of the ME elements are not observed, it
is impossible to tell if a request rk has arrived unless it has
at least one win (note that rk having lost some arbitration
does not mean that it has arrived, as the signals that have
not arrived always lose to those which have). Hence we say
that a request is observable in A if it has at least one win.
An arbitration matrix A is called stable w.r.t. a request
ri if all the arbitrations in which ri participates have com-
pleted, i.e. Âij = 1 for all j 6= i. Otherwise A is called un-
stable w.r.t. ri. Note that A can be stable w.r.t. ri even if ri
has not arrived — in such a case ri has lost the arbitrations
with all the other requests. A is called stable if it is stable
w.r.t. all the requests observable in A, and unstable other-
wise. Intuitively, when a burst of requests arrives, the ME
Figure 4. The basic early 3-way flat arbiter.
elements arbitrate between them, and some of the entries of
the arbitration matrix are changed from 0 to 1 when these
arbitrations complete, hence the term ‘unstable’. Once all
these arbitrations are complete, the matrix does not change
(unless new requests arrive), hence the term ‘stable’.
Note that if A 6= 0 is stable then the decision circuitry
of the flat arbiter should eventually generate a grant, even if
no new requests arrive (if it does not, we call this situation a
deadlock, even though formally the circuit can progress by
sending new requests). On the other hand, it is not obliged
(but is allowed) to generate a grant for an unstable matrix,
or can opt to wait for it to become stable. This is important
for our correctness proof: the states in which the arbitra-
tion matrix is unstable cannot be deadlocked, while stable
matrices have some structure allowing the proof to proceed.
A can be interpreted as the adjacency matrix of some
digraph, which we call an arbitration digraph. Its vertices
correspond to the requests (we will denote the vertex cor-
responding to ri also by ri), and an arc (ri, rj) indicates
that ri has won the arbitration with rj . Note that due to the
properties of A the corresponding arbitration digraph has
no self-loops and 2-cycles, but can have other cycles.
In what follows, we use the terms arbitration matrix and
arbitration digraph interchangeably, e.g. we could say that
an arbitration matrix ‘has a cycle’ or is ‘acyclic’, meaning
that the corresponding digraph has the respective property.
3. Basic flat arbiter
The basic N -way early flat arbiter can be constructed as
follows. Given an arbitration matrixA, the grant signals gk,
k = 1 . . .N , are generated by N C-elements:
gk = C(Ak1,Ak2, . . . ,Ak(k−1),Ak(k+1), . . . ,AkN ),
where C(x, y, . . . , z) represents the output of a C-element
with inputs (x, y, . . . , z). The intuition here is that a grant
gk can be issued only if the corresponding request rk won
the arbitrations with all the other requests (i.e. Akj = 1 for
all j 6= k), and gk can be reset as soon as the rk is reset and
this fact has been acknowledged by the arbiters by resetting
the corresponding outputs (i.e. Akj = 0 for all j 6= k).
The top-level view of an early 3-way flat arbiter is shown
in Fig. 3(right), and the result of application of this con-
struction for N = 3 is shown in Fig. 4. There are three
inputs: ra, rb, rc, ab, ba, bc, cb, ac, ca; outputs: ga, gb, gc
Figure 5. STG specifications of an early 3-way
flat arbiter with additional transitions elimi-
nating the deadlocks.
clients, a, b and c, and 3(3 − 1)/2 = 3 ME elements, re-
solving pairwise competitions between three concurrent re-
quests, ra, rb and rc. Depending on the outcomes of these
competitions, the ME elements raise one of their outputs,
e.g. suppose ra wins both competitions it is participating
in, which results in signals ab and ac becoming high. They
enable the grant ga to be issued in response to ra, and the
client a can use the resource. Having finished, this client
lowers the request, which causes the ME elements resolving
the competitions in which ra participated to lower concur-
rently their outputs. At this point the arbiter can reset the
grant it issued; moreover, concurrently with this, another
request (which had previously lost to ra) can now win the
competition.
This basic implementation of flat arbiters is relatively
simple and scales well with N . Unfortunately, this basic
implementation can deadlock if the arbitration matrixA has
a cycle, as will be demonstrated in the next section.
4. 3-way flat arbiter
Before considering the general case, we present a de-
tailed flat arbiter design for the case N = 3; this will help us
to illustrate some of the problems pertinent to flat arbiters.
The STG corresponding to the basic implementation of
an early 3-way flat arbiter is shown in Fig. 5 (ignore the ele-
ments in the dashed boxes). This STG is relatively straight-
forward but, unfortunately, it can deadlock. Formal verifi-
cation using the MPSAT tool reveals that there are exactly
two deadlocked states which are reachable by the following
traces: ra+, rb+, rc+, ab+, bc+, ca+
ra+, rb+, rc+, ba+, cb+, ac+.
Intuitively, these two deadlocks correspond to the cycles in
the arbitration matrix: in the first case, b loses to a, c loses
to b, but a loses to c, and in the second case a loses to b, b
loses to c, but c loses to a. The corresponding arbitration
matrices are
A =
(
0 1 0
0 0 1
1 0 0
)
and A =
(
0 0 1
1 0 0
0 1 0
)
.
In these two cases there is no clear winner, and the STG
deadlocks. (In general, the deadlocks precisely correspond
to the non-trivial strongly connected subgraphs of the arbi-
tration digraph.)
One can observe that in any of the deadlocked states it is
possible to grant the victory to an arbitrary client; e.g. we
chose to grant victory to a in the first case, and to b in the
second case.2 Thus, the STG is augmented by additional
transitions shown in Fig. 5 in the dashed boxes.
The behaviour of this augmented STG coincides with the
behaviour of the original STG as long as the latter does not
enter one of its deadlocked states. However, once one of
the two such states is entered, the augmented STG, instead
of deadlocking, enables one of the added transitions, ga+ or
gb+, depending on which of the two states has been entered.
(At the level of the state graph, deadlocked states have no
outgoing arcs; hence augmenting the STG with additional
transitions as shown in Fig. 5 provides an exit arc from each
of the two deadlock states.)
Notice that the environment of the ME elements is more
general than that of a 2-way arbiter, i.e. its extended be-
haviour shown in Fig. 2 is essential. Indeed, in the STG
shown in Fig. 5 the trace
ra+ rb+ rc+ ab+ bc+ ca+ ga+ ra−
can occur; however, its projection to the interface of the
ME element with the inputs ra and rc (the highlighted tran-
sitions) is not allowed by a 2-way arbiter, but permitted by
the specification of the ME element.
Fig. 5 provides a specification of an early arbiter. If nec-
essary, it can be converted into a specification of the tradi-
tional arbiter by augmenting the STG with a new initially
marked place lock, the arcs from it to all the transitions la-
belled ga+, gb+ and gc+, and the arcs from all the tran-
sitions labelled ga−, gb− and gc− to it, as illustrated in
the picture below (note that the STG has two transitions
labelled ga+ and two transitions labelled gb+). This new
place does not allow to issue a grant until the previous grant
has been lowered.
gb+
gc+lockgc−
ga+
gb−
ga+
gb+
ga−
2We also explored the case when the victory is granted to a in both
cases. This resulted in a circuit of the same size, but much less balanced.
The other possible cases are easily seen to be symmetric to these two.
In spite of being in the preset of several output transitions,
lock does not cause violations of output-persistency, as the
grant transitions cannot be enabled simultaneously (i.e. this
is a controlled choice).
The STG in Fig. 5 as well as the version augmented with
the lock place satisfy all the properties listed in Sect. 2 and
so can be synthesised as SI circuits. Note that though the
request signals ra, rb and rc are declared as inputs, they are
not actually needed for the final implementations.3 In fact,
the corresponding transitions can be contracted, yielding a
weakly bisimilar STG (the bisimilarity follows from the fact
that these transitions are not in the choice relation with any
other transition, as can be easily seen from the STG). This
transformation can be formally justified using the theory of
STG-bisimulation developed in [19].
Various architectures are used to implement SI cir-
cuits [3]. Below we give the implementations in the follow-
ing three architectures, which are probably the most well-
known in SI design: the complex-gate (CG), generalised
C-element (gC), and standard-C (stdC).
CG implementation In the complex-gate implementa-
tion every local signal in the circuit is implemented as a sin-
gle atomic gate, i.e. every gate is assumed to be an atomic
evaluator of a Boolean function, with a delay element asso-
ciated with its output [14]. Such an implementation can be
described by the next-state functions of all the local signals.
Note that if such a function depends on the implemented
signal itself (i.e. the next-state value of the signal depends
on its value in the current state) then a latch can often be
used to implement this signal.
The CG implementation of the early flat arbiter is
[ga] = ab · (gb · gc · bc · ca + ac) + ga · (ab + ac)
[gb] = ba · (ga · gc · ac · cb + bc) + gb · (ba + bc)
[gc] = gc · (ca + cb) + ca · cb ,
and the implementation for the traditional protocol is
[ga] = gb · gc · ab · (bc · ca + ac) + ga · (ab + ac)
[gb] = ga · gc · ba · (ac · cb + bc) + gb · (ba + bc)
[gc] = ga · gb · ca · cb + gc · (ca + cb)
(these implementations can be automatically obtained from
the corresponding STGs using either PETRIFY or MPSAT).
Note that the next-state function for gc in the early flat
arbiter can be mapped to a single C-element. Unfortunately,
the complex-gate implementations of the other two output
signals are rather complicated, and it would be difficult to
satisfy the atomicity assumption for such gates in practice.
However, these complex gates can be decomposed in an SI
way using PETRIFY, as shown in Fig. 6.
gC implementation In gC implementations [13] each
signal is implemented using a pseudo-static latch called
generalised C element (gC-element) which is assumed to
3Fig. 3 does not allow the decision circuitry to use the request signals;
moreover, even if it did, using such signals turns out to have no effect on
the size of the circuit.
Figure 6. The decomposed CG implementa-
tion of an early 3-way flat arbiter.
be atomic. A gC implementation is specified by the set and
reset functions for each local signal. In the states where the
set function evaluates to 1, the next-state function for the
signal evaluates to 1; in the states where the reset function
evaluates to 1, the next-state function for the signal evalu-
ates to 0; and in the states where both set and reset functions
evaluate to 0 the signal should keep its current value (it is an
error if in some reachable state both set and reset functions
evaluate to 1 — this can lead to a short circuit).
The set and reset functions for the gC implementation of
the early flat arbiter are
[ga↑] = ab·(gb·gc·bc·ca+ac) [ga↓] = ab·ac
[gb↑] = ba·(ga·gc·ac·cb+bc) [gb↓] = ba·bc
[gc↑] = ca·cb [gc↓] = ca·cb,
and the functions for the flat arbiter implementing the tradi-
tional protocol are
[ga↑] = gb·gc·ab·(bc·ca+ac) [ga↓] = ab·ac
[gb↑] = ga·gc·ba·(ac·cb+bc) [gb↓] = ba·bc
[gc↑] = ga·gb·ca·cb [gc↓] = ca·cb
(these functions can be automatically obtained from the cor-
responding STGs using either PETRIFY or MPSAT).
The above gC implementation of the early flat arbiter
is shown in Fig. 7, where the set and reset functions are
mapped to the pull-down and pull-up networks of transis-
tors, respectively (note that the output is inverted). When
both networks are off, the ‘keeper’ composed of the two in-
verters (with the feedback inverter being weak so that it can
be overpowered by the pull-up and pull-down networks) is
used to preserve the current output value of the signal.
Note that the transistor stacks in this implementation are
quite tall, e.g. the pull-down networks for ga and gb have
five transistors in sequence. However, this is alleviated by
putting the transistors controlled by signals gb and gc (resp.
ga and gc) in the implementation of ga (resp. gb) close to
the ground. According to MPSAT, these signals never trig-
ger the change in the values of the corresponding set func-
tions, and so they always arrive earlier than the other signals
controlling these gC elements. Hence the corresponding
transistors fire early, and in practice the actual latency of
the pull-down network is at most three transistor delays.
stdC implementation In stdC implementations [1] each
signal is implemented using a C-latch (with one inverted
Figure 7. The gC implementation of an early
3-way flat arbiter.
input) controlled by set and reset signals, which we here as-
sume are implemented as complex-gates. This architecture
is superficially similar to the previous one, but one should
bear in mind that a gC element is assumed to be atomic,
while in the stdC implementation the gates controlling a C-
latch have delays. Hence a naı¨ve transformation of a gC
implementation into an stdC one can result in a hazardous
circuit. To avoid hazards, the derived set and reset functions
must satisfy the Monotonic Cover condition [1, 3].
The stdC implementations of the flat arbiter for the early
and traditional protocols differs from the corresponding gC
implementations only in the set functions of ga and gb:
[ga↑] = ab · (ga · gb · gc · bc · ca + ac) (early)
[gb↑] = ba · (ga · gb · gc · ac · cb + bc) (early)
[ga↑] = gb · gc · ab · (ga · bc · ca + ac) (traditional)
[gb↑] = ga · gc · ba · (gb · ac · cb + bc) (traditional)
(these functions can be automatically obtained from the cor-
responding STGs using either PETRIFY or MPSAT).
Similarly to gC architecture, stdC architecture allows
for some signals to be implemented as complex gates, in
particular signal gc in the early arbiter can still be imple-
mented by a C-element.
One can see that the obtained monotonic functions turn
out to be just slightly more complicated compared with the
gC implementation. However, the advantage of this stdC
implementation is that the atomicity assumption has to be
ensured for smaller gates.
5. General case
The previous section presented a solution for the 3-way
case, where there were only two possible arbitration matri-
ces containing a cycle, and the presented solution explicitly
detected and resolved these two deadlock situations. Un-
fortunately, the number of such deadlock situations grows
exponentially with N : there are already 40 different stable
arbitration matrices containing a cycle for N = 4. There-
fore, the explicit resolution of every individual deadlock is
infeasible in general case. This section presents a construc-
tion for speed-independent N -way early flat arbiters whose
size is polynomial in N .
The idea behind the presented construction is, given an
arbitration matrix A (which can have cycles), to compute
an acyclic arbitration matrix B, which is obtained from A
by negating certain entries, i.e. changing the outcomes of
certain arbitrations. Below we define B formally.
A request rk is called dominated (denoted domk) if
Ak′k = 1 for some request rk′ such that k′ < k (in other
words, rk has lost an arbitration with some lexicographi-
cally preceding request rk′ ). Similarly, request rk is called
non-dominated (denoted ndomk) if Akk′ = 1 for all re-
quests rk′ such that k′ < k (in other words, rk has won
all the arbitrations with the lexicographically preceding re-
quests). Formally,
domk =
∨
k′<k Ak′k and ndomk =
∧
k′<k Akk′ .
Note that it is possible that domk = ndomk = 0 (this
would indicate that some of the arbitrations in which rk par-
ticipates have not completed yet), but one can easily show
that the situation domk = ndomk = 1 is impossible.
Proposition 1 (Properties of dom and ndom).
1. If A is stable w.r.t. rk then domk + ndomk = 1.
2. IfA is stable and at least one of the requests r1, . . . , rk
is observable in A then domk + ndomk = 1.
Proof. For the sake of contradiction, suppose that domk =
0 and ndomk = 0. By the former equality,Ak′k = 0 for all
k′ < k (*).
To prove the first claim, note that due to stability of A
w.r.t. rk, Âk′k = 1 for all k′ 6= k. Together with (*) this
means that Akk′ = 1 for all k′ < k, and so ndomk =∧
k′<k Akk′ = 1, a contradiction. Thus the claim holds.
To prove the second claim, we argue that rk is observ-
able in A (**). At least one of the requests r1, . . . , rk is
observable in A, say, rk′′ , k′′ ≤ k. If k′′ = k then (**)
trivially holds. Otherwise k′′ < k, and by (*) Ak′′k = 0.
Since A is stable and rk′′ is observable in A, Akk′′ = 1,
which means that (**) holds.
Due to (**) and the stability of A, A is stable w.r.t. rk,
and so the second claim follows from the first one.
B is then defined by assuming that a dominated request
rk surrenders all its arbitration wins (if any) over the lexi-
cographically preceding requests rk′ , k′ < k:
Bij =
{
Aij +Aji · domj if i ≤ j
Aij · ndom i if i > j.
(1)
Intuitively, if i ≤ j (i.e. ri lexicographically precedes rj)
then Bij = 1 iff ri won the arbitration with rj (i.e.Aij = 1)
or ri lost the arbitration with rj (i.e. Aji = 1) but rj is
dominated; if i > j (i.e. ri lexicographically succeeds rj)
then Bij = 1 iff ri won the arbitration with rj and is non-
dominated.
Remark 2. One might be tempted to simplify the definition
of Bij to Aij + domj in the case i ≤ j. Unfortunately, this
will invalidate some essential properties needed for the flat
arbiter construction. In particular, Th. 8(4) below, which is
required for output-persistency, depends on Prop. 7, whose
proof fails for this simplified notion of B. For example, in
a 3-way flat arbiter the situation ab = bc = 1 would lead
to domination of rc by rb, and ga can be issued before the
arbitration between ra and rc completes. Then the environ-
ment can reset ra, disabling the output of the ME element
arbitrating between ra and rc, which results in a glitch.
We now investigate some properties of B. When doing
so, we will often use the following observation:
B̂ij = Aij +Aji · (domj + ndomj) if i ≤ j. (2)
The first property shows that B is an arbitration matrix.
Proposition 3 (Consistency). Bij = 0 or Bji = 0 for any
i, j (in particular, Bii = 0 for all i).
Proof. W.l.o.g., suppose i < j and, for the sake of contra-
diction, suppose that Bij = Bji = 1. Then Aij + Aji ·
domj = 1 and Aji · ndomj = 1 by (1), and thus Aji = 1
by the latter equality and Aij = 0 due to the consistency of
A. Therefore domj = 1 by the former equality, which leads
to a contradiction, since ndomj = 1 by the latter equality,
and the situation domj = ndomj = 1 cannot happen.
Now we show that B can be obtained from a stable A by
changing the outcomes of some of the pairwise arbitrations.
Proposition 4 (Relationship to A).
1. if Aij = Aji = 0 then Bij = Bji = 0.
2. if A is stable and Âij = 1 then B̂ij = 1.
Proof. The former claim trivially follows from (1). To
prove the latter claim, w.l.o.g., we assume that i < j.
If Aij = 1 then the claim obviously holds due to (2).
Otherwise Aji = 1, and so rj is observable in A and
B̂ij = domj + ndomj by (2). Thus the property holds
by Prop. 1(2).
Corollary 5 (Relationship to A). If A is stable then:
1. Â = B̂ (in particular, A = 0 iff B = 0).
2. ‖A‖ = ‖B‖, where ‖ · ‖ denotes the number of 1s in a
matrix.
Proposition 6 (Acyclicity). B is acyclic.
Proof. For the sake of contradiction, suppose that the ar-
bitration digraph corresponding to B has a cycle ri1 →
ri2 → . . . → rim → ri1 . Let k be the largest index
among i1, . . . , im, and rk′ and rk′′ be the vertices immedi-
ately preceding and immediately succeeding rk in this cy-
cle: . . . rk′ → rk → rk′′ . . .
Since Bkk′′ = 1, Akk′′ · ndomk = 1 by (1). There-
fore, ndomk = 1, and so domk = 0, as domk and
ndomk cannot be 1 simultaneously. Since Bk′k = 1,
Ak′k +Akk′ · domk = 1 by (1), which, due to domk = 0,
implies thatAk′k = 1. But the latter implies that domk = 1
according to the definition of dom , a contradiction.
Proposition 7 (Stability). If B is stable w.r.t. ri then A is
stable w.r.t. ri.
Proof. We need to show that Âij = 1 for all j 6= i. W.l.o.g.,
we assume that i < j. Then
Âij=Aij +Aji≥Aij +Aji · (domj + ndomj)=B̂ij=1,
where the last two equalities follow from (2) and the fact
that B is stable w.r.t. ri, respectively.
The following result is crucial for the flat arbiter design.
Basically, it tells that whenever A 6= 0 is stable, B has a
unique winner, i.e. a request ri such that Bij = 1 for all
j 6= i, and this winner is among the requests that have ac-
tually arrived, i.e. it is observable in A. Note that such a
winner exists even if B is unstable. The last part of the
proposition states that if ri is a winner then all the arbitra-
tions in which it participates are completed. This ensures
that once the grant gi is issued, the subsequent lowering of
ri by the environment will not disable the outputs of any of
the ME elements handling these arbitrations, which would
result in a glitch (see also Rem. 2). Due to this result, one
can essentially re-use the basic solution from Sect. 3 in the
decision logic for N -way flat arbiters, provided that matrix
A is substituted with matrix B.
Theorem 8 (Existence of a winner).
1. B has at most one winner.
2. If A 6= 0 is stable then B has a winner.
3. If B has a winner then it is observable in A.
4. If B has a winner then A is stable w.r.t. it.
Proof.
Claim 1 For the sake of contradiction, suppose there are
two different winners, ri and rj . Then Bij = Bji = 1 by
the definition of a winner, which contradicts the consistency
of B (see Prop. 3).
Claim 2 Let rk be the lexicographically smallest request
such that all its lexicographical successors are dominated.
(Such a request always exists, in particular k = N if
no request is dominated.) Then rk is not dominated (i.e.
domk = 0), since otherwise rk−1 would be a lexicograph-
ically smaller request satisfying the condition (observe that
r1 can never be dominated).
We now argue that rk is observable inA (*). Let ri be the
lexicographically smallest request observable in A. Note
that such a request exists due to A 6= 0, and i ≤ k since all
the lexicographical successors of rk are dominated. If i = k
then (*) trivially holds, and in the case i < k, Âik = 1 due
to the stability of A, andAik = 0 since otherwise rk would
be dominated. Hence Aki = 1, i.e. (*) holds.
We now show that Bkk′ = 1 for all k′ 6= k, i.e. rk is a
winner. Due to the stability of A and (*), Âk′k = 1.
k′ < k Ak′k = 0 since otherwise rk would be dominated.
Hence Akk′ = 1, and so Bkk′ = Akk′ · ndomk =
ndomk. Due to (*), Prop. 1(2) can be applied, yielding
domk + ndomk = 1. Due to domk = 0, ndomk = 1,
and so Bkk′ = 1.
k′ > k Bkk′ = Akk′ + Ak′k · domk′ = Akk′ + Ak′k =
Âk′k = 1, since domk′ = 1 due to the choice of k.
Claim 3 Let rk be the winner. If k 6= 1 then Bk1 =
Ak1 · ndomk = 1, and so Ak1 = 1, i.e. rk is observable in
A. If k = 1 then B12 = A12 + A21 · dom1 = 1, and due
to dom1 = 0 by the definition of dom , A12 = 1, i.e. rk is
observable in A.
Figure 8. Top-level view of N -way flat arbiter.
Claim 4 B is stable w.r.t. the winner, so the result follows
from Prop. 7.
The general top-level view of an N -way flat arbiter built
using the presented idea is shown in Fig. 8. The reset filter
is transparent for the incoming arbitration results (Ajk = 1
or Akj = 1) only if the decision logic associated with the
corresponding grants gj and gk has been completely reset
after a previously issued grant (this fact is acknowledged by
both grants being low).
Fig. 9(left) shows an STG specification of the filter el-
ement which propagates the arbitration result Aij (i.e. the
output of the ME element responsible for Aij entry of ar-
bitration matrix A) to the decision circuitry (signal F ij ),
depending on the states of the corresponding grants gi and
gj . Fig. 9(right) shows a decomposed implementation de-
rived by PETRIFY from this STG. Note that the inverters
can be shared by the filter elements, i.e. there are N invert-
ers altogether (one per grant signal). Alternatively, one can
use the gC implementation of the filter element:
[F ij↑] = Aij · gi · gj [F ij↓] = Aij .
The filter elements can be simplified depending on their po-
sition. We call an arc Aij of the arbitration digraph irre-
versible iff either i < j or i = 2 and j = 1; intuitively,
such arcs cannot be reversed in B. The other arcs are called
reversible. For an irreversible arc Aij the filter can be sim-
plified to
[F ij↑] = Aij · gj [F ij↓] = Aij + gj,
i.e. to an AND2 gate with an input inverter. This is due
to the fact that A−ij cannot be preceded by g
+
j . Hence F ij
cannot be prematurely reset by g+j , since the irreversibility
of the arc guarantees that rj is dominated and gj cannot be
issued before A−ij (gi will always be issued first).
If Aij is reversible, the filter can be simplified to
[F ij↑] = Aij · gj [F ij↓] = Aij ,
(which can be implemented by an RS latch). This imple-
mentation also does not need to monitor gi, but for a differ-
ent reason.4 If gi is high when Aij is low then Aji must be
high, and thus Aij cannot rise. Hence if Aij rises then gi
must be low, because gi could not be issued without Aij or
Aji being high due to Th. 8(4).
4The previous argument is no longer applicable: g+
j
can happen before
A
−
ij
, because the arc can be reversed in B and gj can be issued before gi.
Figure 9. An STG specification and a com-
plex gate implementation of the reset logic
element for signal Ajk.
The proposed generic approach was applied to synthesis
of 3-way and 4-way flat arbiters. The decomposed imple-
mentation of the 3-way flat arbiter is shown in Fig. 10. In
spite of having been derived using a general method, this
solution is just slightly bigger than the decomposed imple-
mentation derived by PETRIFY using STG synthesis (see
Fig. 6). Note that all the gates have only 2 or 3 inputs, and
thus the circuit is implementable in most gate libraries. (We
also verified that each of the 3-input C-elements can be de-
composed into two 2-input ones.) A gC implementation of
a 4-way flat arbiter is given below. (We omitted the filters;
the signals in the right hand side of these equations are the
filter outputs, cf. Fig. 8).
[ga↑] = Fab·(Fac+Fca·Fbc)·(Fad+Fda·(F bd+Fcd))
[ga↓] = Fab·Fac·Fad
[gb↑] = Fba·(Fbc+Fcb·Fac)·(F bd+Fdb·(Fad+Fcd))
[gb↓] = Fba·Fbc·Fbd
[gc↑] = Fca·Fcb·(Fcd+Fdc·(Fad+Fbd))
[gc↓] = Fca·Fcb·Fcd
[gd↑] = Fda·Fdb·Fdc
[gd↓] = Fda·Fdb·Fdc
Note that the stacks in this gC implementation are at most
5 transistors tall, so this solution is comparable with that
in Fig. 7 in this respect. In general, these stacks will be
1 + 2(N − 2) = 2N − 3 transistors tall in the set networks
and N − 1 transistors tall in the reset network for the case
of N -way flat arbiter.
Using the WORKCRAFT framework [15] and the MPSAT
tool [9] we have formally verified that these implementa-
tions satisfy the following properties:
Output-persistency In particular, the outputs of the ME
elements cannot be disabled, cf. Th. 8(4).
Computational non-interference Whenever the environ-
ment sends an input, the circuit is ready to receive it, and
vice versa, whenever the circuit produces an output, the en-
vironment is ready to receive it, see [5].
Deadlock freeness The definition of a deadlock in an ar-
biter is slightly different from the standard deadlock, as in
the situation when only some requests have arrived, the ar-
biter is obliged to eventually issue a grant, even when the
remaining requests never arrive. Hence, if some state (ex-
cept the initial one) does not enable any transitions besides
Figure 10. A decomposed implementation of
a 3-way flat arbiter.
the rising requests then it is classified as a deadlock. An-
other way of putting it is that in the STG the rising request
transitions are not weakly fair, i.e. they may remain enabled
forever, without firing. (See [9] for more detail.)
Mutual exclusion Since these arbiters implement the
early protocol, one cannot just require that at most one grant
is high at any time; in fact, the STG in Fig. 1(right) has
reachable states in which all the grants are high. Instead,
one should check that at any time there is at most one client
for which both the request and the grant are high. (See [9]
for more detail.)
6. Conclusions
In this paper we exploit the use of global information
about pairwise arbitrations (effectively, a full snapshot of
the order relation), which opens up opportunities for de-
veloping new arbitration structures, as opposed to standard
arbiters built around local order information as in trees or
rings. In particular, we have proposed a new way of con-
structing N -way arbiters. The advantage of this construc-
tion is that all the ME elements work in parallel (as opposed
to sequential arbitration in the traditional arbiter types),
which helps to decrease the latency of the arbiter. More-
over, arbiters with other decision policies (e.g. when up to
m < N requests can be granted) can be designed using this
framework. An interesting peculiarity of flat arbiters is that
they use ME elements in a non-standard way (see Fig. 2 and
the related explanation in Sect. 1).
We give detailed and practical designs for a 3-way ar-
biter, and also show a theoretical construction for general
N -way arbiters. In doing so, we proposed a general solution
to the problem of cycles in the arbitration matrix. Of course,
such a construction quickly becomes impractical due to the
growth in size and latency of the decision logic. However,
N -way arbiters with small values of N are most important
in practice. If an N -way arbiter for a large N is needed, one
can combine the traditional and flat arbiters, e.g. by building
a tree of 3- or 4-way flat arbiters.
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